Self-Checking Look-up Tables using Scalable Error Detection Coding (SEDC) Scheme
نویسندگان
چکیده
In this paper, we present Self-Checking look-up-table (LUT) based on Scalable Error Detection Coding (SEDC) scheme for use in faulttolerant reconfigurable architectures. SEDC scheme has shorter latency than any other existing coding schemes for all unidirectional error detection and the LUT execution time remains unaffected with selfchecking capabilities. SEDC scheme partitions the contents of LUT into combinations of 1-, 2-, 3and 4bit segments and generates corresponding check codes in parallel. We show that the proposed LUT with SEDC performs better than LUT with traditional Berger as well as Partitioned Berger Coding schemes. For 32-bit data, LUT with SEDC takes 39% less area and 6.6 times faster for selfchecking than LUT with traditional Berger Coding scheme.
منابع مشابه
Adaptive Channel Coding for Mobile Channels — Or Why Wasting Bandwidth for Error Detection?
We present a new channel coding system which combines error detection and error correction using a single high-memory convolutional code, i.e., no dedicated error detection code is required. Since the state complexity of high-memory convolutional codes makes maximum-likelihood decoding impractical, a modified sequential decoder –the Far End Error Decoder (FEED)– is proposed. FEED adds to the co...
متن کاملA High Speed RNS FIR Digital Filter Architecture with Totally Self Checking Code Error Detection
Several Digital Signal Processing (DSP) structures based on Residue number systems (RNS) have been proposed in the technical literature. Most of them employ a look up table approach, that is highly space inefficient and slow. In this regard, we propose a memoryless high-speed error detecting FIR filter architecture using 1-out-of-n code for representing the residue numbers. With the use of 1-ou...
متن کاملNon-redundant Scheme for Arbitrary Error Detection in Combinational Circuits
The paper deals with synthesis technique for designing circuits with on-line errors detection. We present a new technique of designing a concurrently checking functional circuit by partitioning the circuit into two independent sub-circuits. The technique does not require any redundant coding variables. Instead, we propose to utilize some input variables. These variables are transferred directly...
متن کاملA framework for efficient progressive fine granularity scalable video coding
In this paper, a basic framework for efficient scalable video coding, namely progressive fine granularity scalable (PFGS) video coding is proposed. Similar to the fine granularity scalable (FGS) video coding in MPEG-4, the PFGS framework has all the features of FGS, such as fine granularity bit-rate scalability, channel adaptation, and error recovery. On the other hand, different from the FGS c...
متن کاملImplementation and Delay Estimation of Concurrent Error Detection Arithmetic Adders Using Hardware Redundancy Based on Dual Rail Encoding
Arithmetic functions are the most used operations in VLSI circuits. So the design of adders with high reliability and speed operation are of major concern in such circuits. This paper presents a methodology for designing totally self-checking Arithmetic adders for VLSI circuits and FPGA implementation using Verilog HDL. It detects the presence of all single stuck-at faults on-line that may occu...
متن کامل